Normal view
MARC view
Ciletti Michael.D Modeling,Synthesis, and Rapid Prototyping with the VERILOG HDL (Personal Name)
Machine generated authority record.
Work cat.: (OSt): Ciletti Michael.D Modeling,Synthesis, and Rapid Prototyping with the VERILOG HDL, Modeling,Synthesis, and Rapid Prototyping with the VERILOG HDL, 2010