Normal view MARC view

Ciletti Michael.D Modeling,Synthesis, and Rapid Prototyping with the VERILOG HDL (Personal Name)

Preferred form: Ciletti Michael.D Modeling,Synthesis, and Rapid Prototyping with the VERILOG HDL

Machine generated authority record.

Work cat.: (OSt): Ciletti Michael.D Modeling,Synthesis, and Rapid Prototyping with the VERILOG HDL, Modeling,Synthesis, and Rapid Prototyping with the VERILOG HDL, 2010

OPAC Designed and Maintained by IIITDM Library Team.
Copyright © IIITDM Kancheepuram Library

.