Normal view MARC view ISBD view

Analysis and design of Resilient VLSI Circuits Rajesh Garg

By:

Contributor(s):

Publication details: Springer c2012Description: xxii, 212pISBN:

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Holdings
Item type	Current library	Call number	Status	Date due	Barcode	Item holds
Reference	IIITDM Kancheepuram Library Reference	621.3.049.771.15 GAR (Browse shelf(Opens below))	Available		0002431

Total holds: 0

Previous		No cover image available		No cover image available				Next
Previous	621.3.049.77:004.436.2 FER Introduction to digital systems:modeling synthesis and simulation using VHDL	621.3.049.771.15: 661.8 BHA Compact MOSFET models for VLSI design	621.3.049.771.15 CHU Principles of VLSI RTL Design	621.3.049.771.15 GAR Analysis and design of Resilient VLSI Circuits	621.3.049.771.15 INI VLSI Circuits for Biomedical Applications	621.3.049.771.15 KUN Nanoscale CMOS VLSI Circuits	621.3.049.771.15 LIN Introduction to VLSI Systems	Next

There are no comments on this title.

to post a comment.